Bridged ZnO nanowires across trenched electrodes

Pu-Xian Gao, a) Jin Liu, Brent A. Buchine, Benjamin Weintraub, and Z. L. Wang^{b)} School of Materials Science and Engineering, Georgia Institute of Technology, Atlanta, Georgia 30332-0245, USA

J. L. Lee

Sandia National Laboratories, Livermore, California 94551, USA

(Received 8 June 2007; accepted 16 September 2007; published online 3 October 2007)

Using a hydrothermal synthesis approach, large scale and laterally bridged nanowires have been grown across trenched Au/Si, Au/SiO₂/Si, and ZnO/Si electrodes. This technique shows a low temperature (80 °C) approach for growing ZnO nanowires on a prepatterned substrate, showing its potential for integrating with silicon based technology. The I-V characteristics of the nanowires have been measured and their nonlinear behavior has been analyzed. It is suggested that the nonlinear behavior might be due to the dominant phonon scattering and the impurity involved grain boundaries in the multinanowire bridges. The bridged nanowire arrays could be useful for fabricating gas, chemical, or biochemical nanosensor arrays. © 2007 American Institute of Physics.

[DOI: 10.1063/1.2794417]

Integration of individual nanowire (NW) or nanotube devices into a large-scale nanosystem in a precise and efficient way has been an attractive research area. It remains a big challenge despite fast development of nanofabrication and manipulation techniques. 1,2 Using as-grown NWs as building blocks, previous work has demonstrated that cross-bar arrays of GaP, InP, and Si NWs can be fabricated using flow field and electrical field induced self-assembly.^{3–5} The challenge for this type of assembly is scale up and precise control over the self-assembly.

Seeking an alternate strategy that can directly grow NWs onto prefabricated nanodevice structures is of great interest. Some recent successes have shed some light. For example, using metal-organic chemical vapor deposition, an individual Si NW has been grown as a bridge across a microscale trench on a Si or silicon on insulator substrate.^{6,7} Using a layer with ZnO seeds, lateral growth of ZnO NWs across a Si trench via a vapor-solid method was also realized.^{8,9} However, the required high temperature in the vapor-phase deposition undoubtedly limits their application for low temperature substrates such as plastic substrates and annealingsensitive platforms. To solve this problem, a hydrothermal synthesis method ^{10–12} has been used in this work to synthesize similar structures but at a much lower temperature (80 °C). Large-scale and laterally bridged ZnO NWs have been grown across Au electrode arrays with separations of 500 nm and 10 μ m. The as-bridged NW diameters range from 50 to 1000 nm depending on the growth conditions. Using a four-terminal approach, current-voltage characteristics of the grown structures have been characterized at both room temperature (295 K) and low temperature (77 K).

The growth of ZnO NWs was conducted by suspending substrates that had been modified with Au or ZnO seeds in a Pyrex glass bottle filled with an equal molar aqueous solution of zinc nitrate hydrate $[Zn(NO_3)_26H_2O, Fluka, \ge 99.0\%]$ (KT), 0.01M] and hexamethylenetetramine ($C_6H_{12}N_4$, Fluka, 0.01M) at 80 °C. The reaction time was 1-4 h for both substrates coated with Au or ZnO seeds. After reaction, the substrates were removed from the solution, rinsed with deionized water, and then dried in air at 65 °C overnight.

Figure 1 shows a schematic diagram of the synthesis strategy. To define Au side wall electrodes across trenches with 10 µm separation, typical photolithography, dry etching, and Bosch processes were used. The process starts with depositing 100 nm of SiO₂ on a 4 in. silicon wafer (p type, $\langle 100 \rangle$, 0.01 Ω cm) [Fig. 1(a)] using uniaxis plasma enhanced physical vapor deposition. A typical lithography process was then applied to the wafer with AZ5214 image reversal photoresist. The pattern was subsequently transferred to the SiO₂ via dry etching using a Plasma-Therm inductive coupled plasma (ICP) etcher. A Bosch process was utilized to form the deep (etched-through) trenches using ICP with the SiO₂ acting as the hard mask. After that, a 100 nm thick Au coating was deposited on the entire wafer, including the side walls and bottoms of the trenches, using a CVC dc sputterer. Finally, the SiO₂ layer and the Au coating on top of it were




FIG. 1. (Color online) Fabrication and growth processes for growing bridged nanowires across trenched electrodes.

a)Present address: Institute of Materials Sciences and Department of Chemical, Materials and Biomolecular Engineering, University of Connecticut, Storrs, Connecticut 06269-3136, USA.

b) Author to whom correspondence should be addressed. Electronic mail: zhong.wang@mse.gatech.edu




FIG. 2. (Color online) A set of SEM images [(a)–(c)] showing various configurations of as-grown nanowire arrays bridging across Au/Si electrodes and (d) the corresponding nonlinear and asymmetric current-voltage characteristics.

lifted off in HF. After this process, the Au/Si side wall electrodes were formed across the $10~\mu m$ trench [Fig. 1(b)]. The process of steps b and c represents a fabrication process to form a nanowire device array across the microtrenches on Si substrate. An additional 50 nm thermal oxide is formed on the Au/Si substrates by virtue of thermal oxidation in steps b–d. During the processing, caution needs to be taken to avoid short circuits between the paired side wall Au electrodes.

Figure 2 is a set of scanning electron microscopy (SEM) images and *I-V* characterization of the as-grown NW devices on the Si substrate. The left part of Fig. 2(a) shows the NWs selectively grown from both side wall Au electrodes at 10 μ m separation, but without touching the opposite side walls. As growth time increased, nanowires grew longer and eventually touched the opposite side wall [right side of Fig. 2(b). The wire diameter is around 2 μ m with a defined length of 10 μ m. From the magnified SEM image in Fig. 2(b), the wire grew from right-hand side wall to the left-hand side wall, as shown by the rooted region indicated by the red dotted circle on the right-hand side. An inset energy dispersive spectroscopy spectrum from the side wall revealed the composition of the Au layer on Si side wall. Figure 2(c) displays well aligned NWs that bridge across a 10 µm wide microtrench.

A four-terminal electrical measurement was conducted across a pair of side-wall Au electrodes. For electrical characterization, a Keithley 6221 ac/dc current source and 2182A nanovoltmeter combination was used for four-terminal current-voltage measurements. For both room and low temperature characterizations, a VPF-700 LN2 optical cryostage was used as a vacuum chamber to hold the NW devices. Au wire bonding and focused ion beam (FIB) nanolithography were used for ensuring good contact and interconnects between the nanowire device and the test platform.

As shown in Fig. 2(d), the electrical measurement gave rise to p-n junctionlike nonlinear current-voltage characteristics. At forward bias, the degree of nonlinearity is larger than that at reverse bias, resulting in an asymmetric I-V charbownloaded 05 Oct 2007 to 130.207.50.192. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp




FIG. 3. (Color online) (a) Schematic for the transport measurement. (b) SEM image of the bridged nanowire array. (c) and (d) are, respectively, the room temperature and low temperature *I-V* curves for the nanowire arrays across Au/SiO₂/Si electrodes. (e) and (f) are, respectively, a typical multinanowire bridge grown with interfacial grain boundaries and the corresponding nonlinear *I-V* characteristics of a freestanding twin-type nanowire with one grain boundary.

acteristic. At a low current range of $\pm 1~\mu A$, the I-V characteristic was almost linear, and the resistance was about 500 k Ω . When the source current increases to $\pm 10~\mu A$, the degree of nonlinearity became significant. At large forward bias, the resistance is close to $100~\mathrm{k}\Omega$, while at high reverse bias, the resistance is around $200~\mathrm{k}\Omega$. Over ten such devices have been tested, displaying consistent asymmetric nonlinear I-V characteristics. This asymmetric I-V behavior might be due to possible asymmetric contacts across the Au/Si electrode pair, resulted from the junctions formed between the FIB deposited Pt leads and the p-type Si substrate.

When the NWs bridged across the Au electrodes on ${\rm SiO_2}$ (50 nm)/Si substrates, having an intermediate silicon oxide layer of approximately the same thickness as the Au coating reduces the contact effect between the Pt interconnect/Si substrate junction. Figure 3(a) is a schematic circuit with a ${\rm SiO_2}$ insulation layer on the Si substrate. A real device structure is shown next to the schematic diagram with an array of bridged NWs. The two vertical lines at the top left-hand side and bottom right-hand side are 200 nm Pt interconnects deposited using focused ion beam microscopy.

Figure 3(b) is an *I-V* curve measured at room temperature and is observed to be rather symmetric. At a low current range of $\pm 1~\mu A$, the resistance is $\sim 8~M\Omega$, an order of magnitude larger than that of devices described in Fig. 2, suggesting a drastic reduction of current leakage due to the existence of an intermediate SiO_2 insulation layer between Au/Pt interconnects and the Si substrate. When the current was increased to $\pm 10~\mu A$, the resistance at higher bias was close to $400~k\Omega$. The degree of nonlinearity is about 20. Figure 3(c) shows low temperature electrical characteristics at a low bias range of $\pm 1~\mu A$. When the temperature de-




FIG. 4. (Color online) Bridged ZnO nanowire arrays across a 500 nm nanotrench array with different densities, where (a) and (b) are the most sparse ones, (c) and (d) are the dense ones, and (e) and (f) are the dense ones after removal of the ZnO NWs on the top of the trenches.

creased from 240 to 77 K, it was evident that the degree of nonlinearity decreased as well. At 77 K, the *I-V* behavior was linear. This result suggests that the nonlinear electrical behavior of ZnO nanowire at room temperature is likely due to domination by phonon scattering. Another six bridged NW devices across Au/SiO₂/Si electrodes have also been tested, which have yielded similar *I-V* characteristics as the above described one, suggesting a good reproducibility of the asgrown NW devices.

It is worth noting, in addition to the temperature effect, that the possible microscopic factor leading to the varistorlike nonlinear I-V behavior could be the existence of frequent multiple grain boundaries between the crossed NWs in the bridges shown in Figs 3(b) and 3(d), indicated by the orange highlighted dotted circle. To confirm this possibility, a typical electrical measurement was conducted on a hydrothermal grown twin nanowire with a grain boundary [inset of Fig. 3(e)]. The *I-V* characteristics were found to be nonlinear as the dotted circle indicated in Fig. 3(e) and clearly described in the bottom right inset. With considering the tiny amount of impurities such as Co, Cd, Ni, and Fe present in the ≥99% Zn (NO₃)₂·6H₂O precursor, it is still likely some impurities segregate at the NW grain boundaries. This would result in electrostatic potential barriers across the multigrain boundaries. 13-16 the varistorlike nonlinear I-V characteristics by forming

Further, using ZnO seeds as electrodes, large scale wellaligned array of NW bridges have been grown. Figure 4 is a set of SEM images showing horizontally aligned nanowires across the nanotrench arrays. The width of each trench is about 500 nm. In Figs. 4(a) and 4(b), sparsely grown ZnO NWs ran across each nanotrench, forming a network of horizontal nanowire bridges. These NWs have a uniform diameter of \sim 50 nm. As the growth time increased, the densities of the NW networks became higher, as indicated in Figs. 4(c) and 4(d). The frequency of crossed nanowires is low [Fig. 4(d)].

The access nanowires on the top surface of the trenches can be removed by sweeping across the surface of the substrate. Figure 4(e) is a SEM image displaying the cleaned substrate surface. Figure 4(f) is a magnified SEM image showing the densely packed nanowire bridges embedded in two nanotrenches. A layer of \sim 50 nm ZnO seeds can be seen as indicated by the orange arrowheads.

In summary, using low temperature hydrothermal synthesis, large scale and laterally bridged NWs have been grown across trenched Au/Si, Au/SiO2/Si, and ZnO/Si electrodes. The technique shows a low temperature (80 °C) approach for growing ZnO NWs on a prepatterned substrate. *I-V* characteristics of the NWs have been measured and their non linear behavior has been analyzed. The bridged nanowire arrays could be useful for fabricating gas, chemical, or biochemical nanosensor arrays.

This work was supported in part by Sandia National Laboratories, a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy's National Nuclear Security Administration under Contract DE-AC04-94AL85000.

¹C. M. Lieber, Sci. Am. **285**, 59 (2001).

²C. M. Lieber and Z. L. Wang, MRS Bull. **32**, 99 (2007).

³Y. Huang, X. F. Duan, Q. Q. Wei, and C. M. Lieber, Science **291**, 630 (2001)

⁴X. Duan, Y. Huang, Y. Cui, J. Wang, and C. M. Lieber, Nature (London) **409**, 66 (2001).

⁵C. S. Lao, J. Liu, P. X. Gao, L. Y. Zhang, D. Davidovic, R. Tummala, and Z. L. Wang, Nano Lett. **6**, 263 (2006).

⁶R. He, D. Gao, R. Fan, A. I. Hochbaum, C. Carraro, R. Moboudian, and P. Yang, Adv. Mater. (Weinheim, Ger.) 17, 2098 (2005).

⁷R. He and P. D. Yang, Nat. Nanotechnol. 1, 42 (2006).

⁸J. F. Conley, Jr., L. Stecker, and Y. Ono, Appl. Phys. Lett. 87, 223114 (2005).

⁹J. S. Lee, M. S. Islam, and S. Kim, Nano Lett. **6**, 1487 (2006).

¹⁰Z. R. Tian, J. A. Voigt, J. Liu, B. Mckenzie, M. J. Mcdermott, M. A. Rodriguez, H. Konishi, and H. F. Xu, Nat. Mater. 2, 821 (2003).

¹¹L. Vayssieres, Adv. Mater. (Weinheim, Ger.) **15**, 464 (2003).

¹²P. X. Gao, J. H. Song, J. Liu, and Z. L. Wang, Adv. Mater. (Weinheim, Ger.) 19, 67 (2007).

¹³G. E. Pike and C. H. Seager, J. Appl. Phys. **50**, 3414 (1979).

¹⁴G. E. Pike, S. R. Kurtz, P. L. Gourley, H. R. Philipp, and L. M. Levinson, J. Appl. Phys. **57**, 5512 (1985).

¹⁵Y. Sato, F. Oba, T. Yamamoto, Y. Ikuhara, and R. Sakuma, J. Am. Ceram. Soc. **85**, 2142 (2002).

¹⁶F. Oba, Y. Sato, T. Yamamoto, Y. Ikuhara, and R. Sakuma, J. Am. Ceram. Soc. **86**, 616 (2003).